CD24x0A Internal Timing Diagram Internal Timing Diagram Most of the CD24x0A instructions are executed in one clock cycle, thus internal timing diagram would not be quite meaningful on those instructions. There, however, are several multi cycle instructions that may require internal timing diagram for easier design work.

Basic instruction execution timing

Although we call the CD24x0A DSPs as 'No pipeline' CPU, there are several exceptions engineers should be aware of. The CD24x0A DSP reads an instruction out of program memory at the clock cycle right before the instruction execution cycle. This instruction fetch takes place during the previous instruction execution cycle.

Memory interface signals timing on the CD24x0A DSPs is a little different from that of their predecessor DSPs. The address and the control signals are available at the beginning of the clock cycle and the corresponding output data are available before the end of current clock cycle. The DSP reads the memory data at the end of current clock cycle, when reading mode.

Return to Clarkspur HOME PAGE .