 |
CD2480A 24
bit DSP cores
- Summary of CD2480A -
24 bit Fixed point DSP with strong double word instructions.
Compatible with standard single port clocked memory
IP.
Four sets of double word accumulators.
Strong barrel shifter / normalizer.
Bit stream data handling.
Variable length code handling (e.g. Huffman code).
Table look up capability.
Instruction compatibility with different precision DSP
(CD2470A, CD2490A).
No pipeline latency.
6% code space reserved for custom instructions.
Verilog HDL Synthesizable design with visualized block
diagrams.
Communication port with outside Host hardware.
50MIPS for common 90nm Xilinx, Altera FPGA chips.
- Block Diagram of CD2480A -
- Memory I/O Interface with CD2480A -
- Memory I/O Timing of the CD2480A -
|
