|
|
 Additional work to complete
application chips
There are still extensive work left toward real silicon chip from FPGA verified
design. These back-end work are often invisible to the end user engineers,
due that HDL level sign-off is getting common for chip manufacturing service,
nowadays. If the users of the DSP cores would wish to have better performance
on the silicon, so called "script file" generation would be his
or her next important task. Seeing these works are much dependent on the
silicon vendor's base chip structure or Tools, Clarkspur can help the users
at their conditional demands. |
